74AUP1G240 Datasheet, Driver, NXP

74AUP1G240 Features

• Driver s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95

PDF File Details

Part number:

74AUP1G240

Manufacturer:

NXP ↗

File Size:

125.27kb

Download:

📄 Datasheet

Description:

Low-power inverting buffer/line driver. The 74AUP1G240 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL fami

74AUP1G240 Application

• Applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

TAGS

74AUP1G240

NXP

📁 Related Datasheet

74AUP1G240 - Low-power inverting buffer/line driver (nexperia)
74AUP1G240 Low-power inverting buffer/line driver; 3-state Rev. 7 — 20 January 2022 Product data sheet 1. General description The 74AUP1G240 is a .

74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
.. 74AUP1G00 Low-power 2-input NAND gate Rev. 02 — 29 June 2006 Product data sheet 1. General description The 74AUP1G00 is a high-p.

74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE (Diodes)
74AUP1G00 SINGLE 2 INPUT POSITIVE NAND GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended b.

74AUP1G00 - Low-power 2-input NAND gate (nexperia)
74AUP1G00 Low-power 2-input NAND gate Rev. 8 — 13 January 2022 Product data sheet 1. General description The 74AUP1G00 is a single 2-input NAND gate.

74AUP1G00-Q100 - Low-power 2-input NAND gate (nexperia)
74AUP1G00-Q100 Low-power 2-input NAND gate Rev. 2 — 13 January 2022 Product data sheet 1. General description The 74AUP1G00-Q100 is a single 2-input.

74AUP1G02 - Low-power 2-input NOR gate (NXP)
74AUP1G02 Low-power 2-input NOR gate Rev. 01 — 18 July 2005 .. Product data sheet 1. General description The 74AUP1G02 is a high-p.

74AUP1G02 - SINGLE 2 INPUT POSITIVE NOR GATE (Diodes)
74AUP1G02 SINGLE 2 INPUT POSITIVE NOR GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended ba.

74AUP1G02 - Low-power 2-input NOR gate (nexperia)
74AUP1G02 Low-power 2-input NOR gate Rev. 9 — 13 January 2022 Product data sheet 1. General description The 74AUP1G02 is a single 2-input NOR gate. .

74AUP1G02-Q100 - Low-power 2-input NOR gate (nexperia)
74AUP1G02-Q100 Low-power 2-input NOR gate Rev. 3 — 13 January 2022 Product data sheet 1. General description The 74AUP1G02-Q100 is a single 2-input .

74AUP1G04 - Low-power inverter (NXP Semiconductors)
.. 74AUP1G04 Low-power inverter Rev. 02 — 28 June 2006 Product data sheet 1. General description The 74AUP1G04 is a high-performanc.