Datasheet4U Logo Datasheet4U.com

74AUP1G14

Low-power Schmitt-trigger inverter

74AUP1G14 Features

* s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s ESD protection: x HBM JESD22-A114-C exceeds 2000 V x MM JESD22-A115-A exceeds 200 V x CDM JESD22-C101-C exceeds 1000 V s Low static power consumption; ICC = 0.9 µA (maximum) s Latch-up performance exceeds 100 mA per JESD 78 Clas

74AUP1G14 General Description

The 74AUP1G14 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial Pow.

74AUP1G14 Datasheet (144.37 KB)

Preview of 74AUP1G14 PDF

Datasheet Details

Part number:

74AUP1G14

Manufacturer:

NXP ↗

File Size:

144.37 KB

Description:

Low-power schmitt-trigger inverter.

📁 Related Datasheet

74AUP1G11 - Low-power 3-input AND gate (NXP)
.. 74AUP1G11 Low-power 3-input AND gate Rev. 01 — 4 September 2007 Product data sheet 1. General description The 74AUP1G11 provides.

74AUP1G11 - Low-power 3-input AND gate (nexperia)
74AUP1G11 Low-power 3-input AND gate Rev. 6 — 19 May 2021 Product data sheet 1. General description The 74AUP1G11 is a single 3-input AND gate. Schm.

74AUP1G125 - Low-power buffer/line driver (NXP Semiconductors)
74AUP1G125 Low-power buffer/line driver; 3-state Rev. 02 — 30 June 2006 .. Product data sheet 1. General description The 74AUP1G12.

74AUP1G125 - SINGLE BUFFER GATE (Diodes)
74AUP1G125 SINGLE BUFFER GATE WITH 3-STATE OUTPUT Description The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and ext.

74AUP1G125 - Low-power buffer/line driver (nexperia)
74AUP1G125 Low-power buffer/line driver; 3-state Rev. 9 — 14 January 2022 Product data sheet 1. General description The 74AUP1G125 is a single buffe.

74AUP1G125-Q100 - Low-power buffer/line driver (nexperia)
74AUP1G125-Q100 Low-power buffer/line driver; 3-state Rev. 4 — 14 January 2022 Product data sheet 1. General description The 74AUP1G125-Q100 is a si.

74AUP1G126 - Low-Power buffer/line driver (NXP)
74AUP1G126 Low-power buffer/line driver; 3-state Rev. 9 — 14 January 2022 Product data sheet 1. General description The 74AUP1G126 provides a single.

74AUP1G126 - SINGLE BUFFER GATE (Diodes)
74AUP1G126 SINGLE BUFFER GATE WITH 3-STATE OUTPUT Description The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and ext.

TAGS

74AUP1G14 Low-power Schmitt-trigger inverter NXP

Image Gallery

74AUP1G14 Datasheet Preview Page 2 74AUP1G14 Datasheet Preview Page 3

74AUP1G14 Distributor