74AUP1G11 Datasheet, Gate, NXP

74AUP1G11 Features

• Gate s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95

PDF File Details

Part number:

74AUP1G11

Manufacturer:

NXP ↗

File Size:

122.92kb

Download:

📄 Datasheet

Description:

Low-power 3-input and gate. The 74AUP1G11 provides a low-power, low-voltage single 3-input AND gate. Schmitt trigger action at all inputs makes the circuit toler

74AUP1G11 Application

• Applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

TAGS

74AUP1G11

NXP

📁 Related Datasheet

74AUP1G11 - Low-power 3-input AND gate (nexperia)
74AUP1G11 Low-power 3-input AND gate Rev. 6 — 19 May 2021 Product data sheet 1. General description The 74AUP1G11 is a single 3-input AND gate. Schm.

74AUP1G125 - Low-power buffer/line driver (NXP Semiconductors)
74AUP1G125 Low-power buffer/line driver; 3-state Rev. 02 — 30 June 2006 .. Product data sheet 1. General description The 74AUP1G12.

74AUP1G125 - SINGLE BUFFER GATE (Diodes)
74AUP1G125 SINGLE BUFFER GATE WITH 3-STATE OUTPUT Description The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and ext.

74AUP1G125 - Low-power buffer/line driver (nexperia)
74AUP1G125 Low-power buffer/line driver; 3-state Rev. 9 — 14 January 2022 Product data sheet 1. General description The 74AUP1G125 is a single buffe.

74AUP1G125-Q100 - Low-power buffer/line driver (nexperia)
74AUP1G125-Q100 Low-power buffer/line driver; 3-state Rev. 4 — 14 January 2022 Product data sheet 1. General description The 74AUP1G125-Q100 is a si.

74AUP1G126 - Low-Power buffer/line driver (NXP)
74AUP1G126 Low-power buffer/line driver; 3-state Rev. 9 — 14 January 2022 Product data sheet 1. General description The 74AUP1G126 provides a single.

74AUP1G126 - SINGLE BUFFER GATE (Diodes)
74AUP1G126 SINGLE BUFFER GATE WITH 3-STATE OUTPUT Description The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and ext.

74AUP1G126 - Low-power buffer/line driver (nexperia)
74AUP1G126 Low-power buffer/line driver; 3-state Rev. 9 — 14 January 2022 Product data sheet 1. General description The 74AUP1G126 provides a single.

74AUP1G132 - Low-power 2-input NAND Schmitt trigger (nexperia)
74AUP1G132 Low-power 2-input NAND Schmitt trigger Rev. 8 — 14 January 2022 Product data sheet 1. General description The 74AUP1G132 is a single 2-in.

74AUP1G132-Q100 - Low-power 2-input NAND Schmitt trigger (nexperia)
74AUP1G132-Q100 Low-power 2-input NAND Schmitt trigger Rev. 3 — 14 January 2022 Product data sheet 1. General description The 74AUP1G132-Q100 is a s.