74AUP1G175 Datasheet, Flip-flop, NXP

74AUP1G175 Features

• Flip-flop s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95

PDF File Details

Part number:

74AUP1G175

Manufacturer:

NXP ↗

File Size:

146.94kb

Download:

📄 Datasheet

Description:

Low power d-type flip-flop. The 74AUP1G175 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL fami

74AUP1G175 Application

• Applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

TAGS

74AUP1G175

NXP

📁 Related Datasheet

74AUP1G17 - Low-power Schmitt-trigger buffer (NXP)
.. 74AUP1G17 Low-power Schmitt-trigger buffer Rev. 01 — 26 July 2005 Product data sheet 1. General description The 74AUP1G17 is a h.

74AUP1G17 - SINGLE SCHMITT-TRIGGER BUFFER (Diodes)
74AUP1G17 SINGLE SCHMITT-TRIGGER BUFFER Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended batte.

74AUP1G17 - Low-power Schmitt trigger (nexperia)
74AUP1G17 Low-power Schmitt trigger Rev. 13 — 13 January 2022 Product data sheet 1. General description The 74AUP1G17 is a single buffer with Schmit.

74AUP1G175 - Low-power D-type flip-flop (nexperia)
74AUP1G175 Low-power D-type flip-flop with reset; positive-edge trigger Rev. 7 — 18 January 2022 Product data sheet 1. General description The 74A.

74AUP1G175-Q100 - Low-power D-type flip-flop (nexperia)
74AUP1G175-Q100 Low-power D-type flip-flop with reset; positive-edge trigger Rev. 4 — 18 January 2022 Product data sheet 1. General description Th.

74AUP1G11 - Low-power 3-input AND gate (NXP)
.. 74AUP1G11 Low-power 3-input AND gate Rev. 01 — 4 September 2007 Product data sheet 1. General description The 74AUP1G11 provides.

74AUP1G11 - Low-power 3-input AND gate (nexperia)
74AUP1G11 Low-power 3-input AND gate Rev. 6 — 19 May 2021 Product data sheet 1. General description The 74AUP1G11 is a single 3-input AND gate. Schm.

74AUP1G125 - Low-power buffer/line driver (NXP Semiconductors)
74AUP1G125 Low-power buffer/line driver; 3-state Rev. 02 — 30 June 2006 .. Product data sheet 1. General description The 74AUP1G12.

74AUP1G125 - SINGLE BUFFER GATE (Diodes)
74AUP1G125 SINGLE BUFFER GATE WITH 3-STATE OUTPUT Description The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and ext.

74AUP1G125 - Low-power buffer/line driver (nexperia)
74AUP1G125 Low-power buffer/line driver; 3-state Rev. 9 — 14 January 2022 Product data sheet 1. General description The 74AUP1G125 is a single buffe.