74AUP1G885 Datasheet, Gate, NXP

74AUP1G885 Features

• Gate s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95

PDF File Details

Part number:

74AUP1G885

Manufacturer:

NXP ↗

File Size:

133.98kb

Download:

📄 Datasheet

Description:

Low power dual function gate. The 74AUP1G885 is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL fami

74AUP1G885 Application

• Applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

TAGS

74AUP1G885

NXP

📁 Related Datasheet

74AUP1G885 - Low-power dual function gate (nexperia)
74AUP1G885 Low-power dual function gate Rev. 11 — 22 July 2019 Product data sheet 1. General description The 74AUP1G885 provides two functions in on.

74AUP1G80 - Low-power D-type flip-flop (nexperia)
74AUP1G80 Low-power D-type flip-flop; positive-edge trigger Rev. 7 — 23 January 2023 Product data sheet 1. General description The 74AUP1G80 is a .

74AUP1G86 - Low Power 2-Input EXCLUSIVE-OR Gate (NXP)
.. 74AUP1G86 Low-power 2-input EXCLUSIVE-OR gate Rev. 01 — 9 August 2004 Product data sheet 1. General description The 74AUP1G86 is.

74AUP1G86 - SINGLE 2-INPUT EXCLUSIVE-OR GATE (Diodes)
74AUP1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE Description The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and extended b.

74AUP1G86 - Low-power 2-input EXCLUSIVE-OR gate (nexperia)
74AUP1G86 Low-power 2-input EXCLUSIVE-OR gate Rev. 8 — 24 January 2022 Product data sheet 1. General description The 74AUP1G86 is a single 2-input E.

74AUP1G86-Q100 - Low-power 2-input EXCLUSIVE-OR gate (nexperia)
74AUP1G86-Q100 Low-power 2-input EXCLUSIVE-OR gate Rev. 4 — 24 January 2022 Product data sheet 1. General description The 74AUP1G86-Q100 is a single.

74AUP1G86FS3-7 - SINGLE 2-INPUT EXCLUSIVE-OR GATE (Diodes)
74AUP1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE Description The Advanced, Ultra Low Power (AUP) CMOS logic family is designed for low power and extended b.

74AUP1G00 - Low-power 2-input NAND gate (NXP Semiconductors)
.. 74AUP1G00 Low-power 2-input NAND gate Rev. 02 — 29 June 2006 Product data sheet 1. General description The 74AUP1G00 is a high-p.

74AUP1G00 - SINGLE 2 INPUT POSITIVE NAND GATE (Diodes)
74AUP1G00 SINGLE 2 INPUT POSITIVE NAND GATE Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended b.

74AUP1G00 - Low-power 2-input NAND gate (nexperia)
74AUP1G00 Low-power 2-input NAND gate Rev. 8 — 13 January 2022 Product data sheet 1. General description The 74AUP1G00 is a single 2-input NAND gate.