Datasheet4U Logo Datasheet4U.com

74LVC240A - Octal buffer/line driver

Datasheet Summary

Description

The 74LVC240A is an octal inverting buffer/line driver with 3-state outputs.

The 3-state outputs are controlled by the output enable inputs 1OE and 2OE.

A HIGH on nOE causes the outputs to assume a high-impedance OFF-state.

Features

  • 5 V tolerant inputs for interlacing with 5 V logic.
  • Supply voltage range from 1.2 V to 3.6 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • High-impedance when VCC = 0 V.
  • Complies with JEDEC standard:.
  • JESD8-7A (1.65 V to 1.95 V).
  • JESD8-5A (2.3 V to 2.7 V).
  • JESD8-C/JESD36 (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115B exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000 V.
  • Specifie.

📥 Download Datasheet

Datasheet preview – 74LVC240A

Datasheet Details

Part number 74LVC240A
Manufacturer NXP
File Size 144.60 KB
Description Octal buffer/line driver
Datasheet download datasheet 74LVC240A Datasheet
Additional preview pages of the 74LVC240A datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
74LVC240A Octal buffer/line driver with 5 V tolerant inputs/outputs; inverting; 3-state Rev. 8 — 29 November 2011 Product data sheet 1. General description The 74LVC240A is an octal inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH on nOE causes the outputs to assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices as translators in mixed 3.3 V or 5 V applications.
Published: |