PCF8532 Datasheet PDF - NXP Universal LCD Driver Specs

PCF8532 - Universal LCD Driver

Datasheet Summary

Description

The PCF8532 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD)1 with low multiplex rates.

It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 160 segments.

It can easily be cascaded for larger LCD applications.

Features

Single-chip LCD controller and driver for up to 640 elements.
Selectable backplane drive configuration: static, 2, 3, or 4 backplane multiplexing.
160 segment drives:.
Up to 80 7-segment numeric characters.
Up to 40 14-segment alphanumeric characters.
Any graphics of up to 640 elements.
May be cascaded for large LCD.

Datasheet Details

Part number	PCF8532
Manufacturer	NXP
File Size	593.30 KB
Description	Universal LCD Driver
Datasheet	PCF8532 Datasheet
Additional preview pages of the PCF8532 datasheet.

📁 Similar Datasheet

PCF8534 - Universal LCD driver (NXP Semiconductors)

PCF8534A - Universal LCD driver (NXP Semiconductors)

PCF85132 - LCD driver (NXP Semiconductors)

PCF85133 - Universal LCD driver (NXP Semiconductors)

PCF8562 - Universal LCD driver (NXP Semiconductors)

PCF8564A - Real-time Clock/Calendar (NXP Semiconductors)

PCF8570C - 128 x 8 Bit / 256 x 8 Bit Static Ram (Philips)

PCF8571 - 128 x 8 Bit / 256 x 8 Bit Static Ram (Philips)

PCF8574 - Remote 8-Bit I/O Expander (Texas Instruments)

PCF8574A - Remote 8-Bit I/O Expander (Texas Instruments)

Full PDF Text Transcription

Click to expand full text

PCF8532 Universal LCD driver for low multiplex rates Rev. 4 — 11 July 2013 Product data sheet 1. General description The PCF8532 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD)1 with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 160 segments. It can easily be cascaded for larger LCD applications. The PCF8532 is compatible with most microcontrollers and communicates via the two-line bidirectional I2C-bus. Communication overheads are minimized by a display RAM with auto-incremental addressing, by hardware subaddressing, and by display memory switching (static and duplex drive modes). Not to be used for new designs.

Published: Jul 19, 2009 |