NT5DS64M8CG, NT5DS32M16CG - 512Mb DDR SDRAM

Nanya Techology

Datasheet Details

Part number	NT5DS64M8CG, NT5DS32M16CG
Manufacturer	Nanya Techology
File Size	2.15 MB
Description	512Mb DDR SDRAM
Datasheet	NT5DS32M16CG-NanyaTechology.pdf
Note	This datasheet PDF includes multiple part numbers: NT5DS64M8CG, NT5DS32M16CG. Please refer to the document for exact specifications by model.

Die C of 512Mb SDRAM devices based using DDR interface.

DDR 512M bit, Die C, based on 90nm design rules.
Double data rate architecture: two data transfers per clock cycle.
Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver.
DQS is edge-aligned with data for reads and is centeraligned with data for writes.
Differential clock inputs (CK and CK).
Four internal banks for concurrent operation.
Data mask (DM) for write data.

📁 NT5DS64M8CG Similar Datasheet

Other Datasheets by Nanya Techology

Published: Jul 6, 2016 |