Datasheet4U Logo Datasheet4U.com

54122 - Retriggerable Resettable Multivibrator

Datasheet Summary

Description

The ’122

Features

  • positive and negative DC level triggering inputs complementary outputs an optional 10 kX internal timing resistor and an overriding Direct Clear (CD) input When the circuit is in the quasi-stable (delay) state another trigger applied to the inputs (per Truth Table) will cause the delay period to start again without disturbing the outputs This process can be repeated indefinitely and thus the output pulse period (Q HIGH Q LOW) can be made as long as desired Alternatively a delay period can be ter.

📥 Download Datasheet

Datasheet preview – 54122

Datasheet Details

Part number 54122
Manufacturer National Semiconductor
File Size 125.79 KB
Description Retriggerable Resettable Multivibrator
Datasheet download datasheet 54122 Datasheet
Additional preview pages of the 54122 datasheet.

📁 Similar Datasheet

  • 54122 - Retriggerable Monostable Multivibrators (Texas Instruments)
  • 5412 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • 54123 - Retriggerable Monostable Multivibrators (Texas Instruments)
  • 54125 - QUADRUPLE BUS BUFFERS (Texas Instruments)
  • 54126 - QUADRUPLE BUS BUFFERS (Texas Instruments)
  • 5412DM - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • 5412FM - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • 541 - HIGH POWER OP-AMP (ETC)
  • 5410 - VCXO (NPC)
  • 54109 - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
Other Datasheets by National Semiconductor
  • 54121 - Monostable Multivibrator
  • 54125 - Quad TRI-STATE Buffers
  • 5410 - Triple 3-Input NAND Gates
  • 54132 - Quad 2-Input NAND Gates
  • 54148 - 8-3 Line Priority Encoder
  • 54150 - Data Selectors/Multiplexers
  • 54151 - Data Selectors/Multiplexers
  • 54151A - Data Selectors/Multiplexers

Full PDF Text Transcription

Click to expand full text
54122 DM74122 Retriggerable Resettable Multivibrator June 1989 54122 DM74122 Retriggerable Resettable Multivibrator General Description The ’122 features positive and negative DC level triggering inputs complementary outputs an optional 10 kX internal timing resistor and an overriding Direct Clear (CD) input When the circuit is in the quasi-stable (delay) state another trigger applied to the inputs (per Truth Table) will cause the delay period to start again without disturbing the outputs This process can be repeated indefinitely and thus the output pulse period (Q HIGH Q LOW) can be made as long as desired Alternatively a delay period can be terminated by a LOW signal applied to CD which also prevents triggering An internal connection from CD to the input gate makes it possible to trigg
Published: |