Datasheet4U Logo Datasheet4U.com

54126 - QUADRUPLE BUS BUFFERS

This page provides the datasheet information for the 54126, a member of the 54125 QUADRUPLE BUS BUFFERS family.

Datasheet Summary

Description

These bus buffers feature three-state outputs that, when enabled, have the low impedance characteristics of a TTL output with additional drive capability at high logic levels to permit driving heavily loaded bus lines without external pullup resistors.

📥 Download Datasheet

Datasheet preview – 54126

Datasheet Details

Part number 54126
Manufacturer Texas Instruments
File Size 1.23 MB
Description QUADRUPLE BUS BUFFERS
Datasheet download datasheet 54126 Datasheet
Additional preview pages of the 54126 datasheet.

📁 Similar Datasheet

  • 5412 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • 54121 - Monostable Multivibrator (National Semiconductor)
  • 54122 - Retriggerable Resettable Multivibrator (National Semiconductor)
  • 54125 - Quad TRI-STATE Buffers (National Semiconductor)
  • 5412DM - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • 5412FM - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • 541 - HIGH POWER OP-AMP (ETC)
  • 5410 - VCXO (NPC)
  • 5410 - Triple 3-Input NAND Gates (National Semiconductor)
  • 5410CR - EL5410CR (ETC)
Other Datasheets by Texas Instruments
  • 54122 - Retriggerable Monostable Multivibrators
  • 54123 - Retriggerable Monostable Multivibrators
  • 54125 - QUADRUPLE BUS BUFFERS
  • 54109 - Dual J-K Positive-Edge-Triggered Flip-Flops
  • 54130 - Retriggerable Monostable Multivibrators
  • 54147 - Priority Encoder
  • 54148 - Priority Encoder
  • 54155 - Dual 2-Line To 4-Line Decoders/Demultiplexers

Full PDF Text Transcription

Click to expand full text
The SN54125, SN54126, SN74125, SN74126, and SN54LS126A are obsolete and are no longer supplied. SN54125, SN54126, SN54LS125A, SN54LS126A, SN74125, SN74126, SN74LS125A, SN74LS126A QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS SDLS044A – DECEMBER 1983 – REVISED MARCH 2002 D Quad Bus Buffers D 3-State Outputs D Separate Control for Each Channel description These bus buffers feature three-state outputs that, when enabled, have the low impedance characteristics of a TTL output with additional drive capability at high logic levels to permit driving heavily loaded bus lines without external pullup resistors. When disabled, both output transistors are turned off, presenting a high-impedance state to the bus so the output will act neither as a significant load nor as a driver.
Published: |