74S473 Datasheet, Prom, National Semiconductor

74S473 Features

• Prom Y Y Y Y Y Y Advanced titanium-tungsten (Ti-W) fuses Schottky-clamped for high speed Address access 45 ns max Enable access 30 ns max Enable recovery 30 ns max PNP inputs for reduced

PDF File Details

Part number:

74S473

Manufacturer:

National Semiconductor

File Size:

154.17kb

Download:

📄 Datasheet

Description:

4k-bit ttl prom. This Schottky memory is organized in the popular 512 words by 8 bits configuration A memory enable input is provided to control the o

TAGS

74S473

National Semiconductor

📁 Related Datasheet

74S405N - Dekoder binarny (Unitra Cemi)
w w a D . w S a t e e h U 4 t m o .c w w w t a .D S a e h U 4 t e .c m o w w w .D a t a e h S 4 t e U m o .c .

74S00 - QUAD 2-input NAND GATE (ETC)
.. .

74S04 - HEX INVERTING GATES (National Semiconductor)
DM54S04 DM74S04 Hex Inverting Gates DM54S04 DM74S04 Hex Inverting Gates General Description This device contains six independent gates each of which .

74S04 - Hex Inverters (Texas Instruments)
D Dependable Texas Instruments Quality and Reliability description/ordering information These devices contain six independent inverters. SN5404, SN54.

74S08 - Quad 2-Input AND Gate (Fairchild Semiconductor)
DM74S08 Quad 2-Input AND Gate March 1996 Revised April 2000 DM74S08 Quad 2-Input AND Gate General Description This device contains four independent .

74S08 - Quad 2-Input AND Gates (National Semiconductor)
DM54S08 DM74S08 Quad 2-Input AND Gates DM54S08 DM74S08 Quad 2-Input AND Gates General Description This device contains four independent gates each o.

74S08 - Quadruple 2-Input Positive-AND Gates (Texas Instruments)
SN5408, SN54LS08, SN54S08 SN7408, SN74LS08, SN74S08 QUADRUPLE 2-INPUT POSITIVE-AND GATES SDLS033 – DECEMBER 1983 – REVISED MARCH 1988 PRODUCTION DATA.

74S08N - Quad 2-Input AND Gate (Fairchild Semiconductor)
DM74S08 Quad 2-Input AND Gate March 1996 Revised April 2000 DM74S08 Quad 2-Input AND Gate General Description This device contains four independent .

74S10 - STTL type three 3-input NAND gate (TW)
54S10/74S10 STTL 3 ： tpd=3ns Pd=19mW/ （1/3） ： ： ： B H × L × Y L H H H A H L × × C H × × L 74Ⅱ Vcc VIH VIL IOH IOL TA -40 4.75 2 0..

74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised April 2000 DM74S1.