* Y Gated (enable disable) serial inputs Y Fully buffered clock and serial inputs Y Asynchronous clear Y Typical clock frequency 36 M
DM54LS164 Datasheet (131.66 KB)
DM54LS164
National Semiconductor
131.66 KB
8-bit serial in/parallel out shift registers.
54LS164 DM54LS164 DM74LS164 8-Bit Serial In Parallel Out Shift Registers June 1989 54LS164 DM54LS164 DM74LS164 8-Bit Serial In Parallel Out Shift Re.
📁 Related Datasheet
DM54LS161A Synchronous 4-Bit Binary Counters (National Semiconductor)
DM54LS163A Synchronous 4-Bit Binary Counters (National Semiconductor)
DM54LS165 8-Bit Parallel In/Serial Output Shift Registers (National Semiconductor)
DM54LS169A Synchronous 4-Bit Up/Down Binary Counter (National Semiconductor)
DM54LS10 Triple 3-Input NAND Gates (National Semiconductor)
DM54LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs (National Semiconductor)
DM54LS11 Triple 3-Input AND Gates (National Semiconductor)
DM54LS112A NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
DM54LS125A Quad TRI-STATE Buffers (National Semiconductor)
DM54LS132 NAND Gates (National Semiconductor)
