DM54LS164 Datasheet, Registers, National Semiconductor

DM54LS164 Features

• Registers Y Gated (enable disable) serial inputs Y Fully buffered clock and serial inputs Y Asynchronous clear Y Typical clock frequency 36 M

PDF File Details

Part number:

DM54LS164

Manufacturer:

National Semiconductor

File Size:

131.66kb

Download:

📄 Datasheet

Description:

8-bit serial in/parallel out shift registers. These 8-bit shift registers feature gated serial inputs and an asynchronous clear A low logic level at either input inhibits entry of

TAGS

DM54LS164

National Semiconductor

📁 Related Datasheet

DM54LS161A - Synchronous 4-Bit Binary Counters (National Semiconductor)
54LS161A DM54LS161A DM74LS161A 54LS163A DM54LS163A DM74LS163A Synchronous 4-Bit Binary Counters May 1992 54LS161A DM54LS161A DM74LS161A 54LS163A DM5.

DM54LS163A - Synchronous 4-Bit Binary Counters (National Semiconductor)
54LS161A DM54LS161A DM74LS161A 54LS163A DM54LS163A DM74LS163A Synchronous 4-Bit Binary Counters May 1992 54LS161A DM54LS161A DM74LS161A 54LS163A DM5.

DM54LS165 - 8-Bit Parallel In/Serial Output Shift Registers (National Semiconductor)
DM54LS165 DM74LS165 8-Bit Parallel In Serial Output Shift Registers May 1992 DM54LS165 DM74LS165 8-Bit Parallel In Serial Output Shift Registers Gen.

DM54LS169A - Synchronous 4-Bit Up/Down Binary Counter (National Semiconductor)
54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter June 1989 54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Coun.

DM54LS10 - Triple 3-Input NAND Gates (National Semiconductor)
54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates June 1989 54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates General Description This device cont.

DM54LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs (National Semiconductor)
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS109 DM54LS109A D.

DM54LS11 - Triple 3-Input AND Gates (National Semiconductor)
54LS11 DM54LS11 DM74LS11 Triple 3-Input AND Gates June 1989 54LS11 DM54LS11 DM74LS11 Triple 3-Input AND Gates General Description This device contai.

DM54LS112A - NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
.. .. .. .

DM54LS125A - Quad TRI-STATE Buffers (National Semiconductor)
54LS125A DM54LS125A DM74LS125A Quad TRI-STATE Buffers June 1989 54LS125A DM54LS125A DM74LS125A Quad TRI-STATE Buffers General Description This devic.

DM54LS132 - NAND Gates (National Semiconductor)
DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs Gene.