Datasheet4U Logo Datasheet4U.com

DM54LS190

Synchronous 4-Bit Up/Down Counters

DM54LS190 Features

* Y Counts 8-4-2-1 BCD or binary Y Single down up count control line Y Count enable control input Y Ripple clock output for cascading Y Asynchronously presettable with load control Y Parallel outputs Y Cascadable for n-bit applications Y Average propagation delay 20 ns Y Typical clock frequency 25 MHz

DM54LS190 General Description

These circuits are synchronous reversible up down counters The LS191 is a 4-bit binary counter and the LS190 is a BCD counter Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change simultaneously when so instructed by the steering logic This mode.

DM54LS190 Datasheet (125.07 KB)

Preview of DM54LS190 PDF

Datasheet Details

Part number:

DM54LS190

Manufacturer:

National Semiconductor

File Size:

125.07 KB

Description:

Synchronous 4-bit up/down counters.
DM54LS190 DM74LS190 DM54LS191 DM74LS191 Synchronous 4-Bit Up Down Counters with Mode Control May 1989 DM54LS190 DM74LS190 DM54LS191 DM74LS191 Synchr.

📁 Related Datasheet

DM54LS191 - Synchronous 4-Bit Up/Down Counters (National Semiconductor)
DM54LS190 DM74LS190 DM54LS191 DM74LS191 Synchronous 4-Bit Up Down Counters with Mode Control May 1989 DM54LS190 DM74LS190 DM54LS191 DM74LS191 Synchr.

DM54LS10 - Triple 3-Input NAND Gates (National Semiconductor)
54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates June 1989 54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates General Description This device cont.

DM54LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs (National Semiconductor)
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS109 DM54LS109A D.

DM54LS11 - Triple 3-Input AND Gates (National Semiconductor)
54LS11 DM54LS11 DM74LS11 Triple 3-Input AND Gates June 1989 54LS11 DM54LS11 DM74LS11 Triple 3-Input AND Gates General Description This device contai.

DM54LS112A - NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
.. .. .. .

DM54LS125A - Quad TRI-STATE Buffers (National Semiconductor)
54LS125A DM54LS125A DM74LS125A Quad TRI-STATE Buffers June 1989 54LS125A DM54LS125A DM74LS125A Quad TRI-STATE Buffers General Description This devic.

DM54LS132 - NAND Gates (National Semiconductor)
DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs Gene.

DM54LS138 - Decoders/Demultiplexers (National Semiconductor)
54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 Decoders Demultiplexers June 1989 54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 De.

TAGS

DM54LS190 Synchronous 4-Bit Down Counters National Semiconductor

Image Gallery

DM54LS190 Datasheet Preview Page 2 DM54LS190 Datasheet Preview Page 3

DM54LS190 Distributor