DM54LS191 Datasheet, Counters, National Semiconductor

DM54LS191 Features

• Counters Y Counts 8-4-2-1 BCD or binary Y Single down up count control line Y Count enable control input Y Ripple clock output for cascading Y Asynchronously presettable with load control Y Para

PDF File Details

Part number:

DM54LS191

Manufacturer:

National Semiconductor

File Size:

125.07kb

Download:

📄 Datasheet

Description:

Synchronous 4-bit up/down counters. These circuits are synchronous reversible up down counters The LS191 is a 4-bit binary counter and the LS190 is a BCD counter Synchro

DM54LS191 Application

• Applications Y Average propagation delay 20 ns Y Typical clock frequency 25 MHz Y Typical power dissipation 100 mW Connection Diagram Dual-In-Line

TAGS

DM54LS191

National Semiconductor

📁 Related Datasheet

DM54LS190 - Synchronous 4-Bit Up/Down Counters (National Semiconductor)
DM54LS190 DM74LS190 DM54LS191 DM74LS191 Synchronous 4-Bit Up Down Counters with Mode Control May 1989 DM54LS190 DM74LS190 DM54LS191 DM74LS191 Synchr.

DM54LS10 - Triple 3-Input NAND Gates (National Semiconductor)
54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates June 1989 54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates General Description This device cont.

DM54LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs (National Semiconductor)
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs June 1989 54LS109 DM54LS109A D.

DM54LS11 - Triple 3-Input AND Gates (National Semiconductor)
54LS11 DM54LS11 DM74LS11 Triple 3-Input AND Gates June 1989 54LS11 DM54LS11 DM74LS11 Triple 3-Input AND Gates General Description This device contai.

DM54LS112A - NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS (National Semiconductor)
.. .. .. .

DM54LS125A - Quad TRI-STATE Buffers (National Semiconductor)
54LS125A DM54LS125A DM74LS125A Quad TRI-STATE Buffers June 1989 54LS125A DM54LS125A DM74LS125A Quad TRI-STATE Buffers General Description This devic.

DM54LS132 - NAND Gates (National Semiconductor)
DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs DM54LS132 DM74LS132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs Gene.

DM54LS138 - Decoders/Demultiplexers (National Semiconductor)
54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 Decoders Demultiplexers June 1989 54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 De.

DM54LS139 - Decoders/Demultiplexers (National Semiconductor)
54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 Decoders Demultiplexers June 1989 54LS138 DM54LS138 DM74LS138 54LS139 DM54LS139 DM74LS139 De.

DM54LS14 - Hex Inverters with Schmitt Trigger Inputs (National Semiconductor)
54LS14 DM74LS14 Hex Inverters with Schmitt Trigger Inputs June 1989 54LS14 DM74LS14 Hex Inverters with Schmitt Trigger Inputs General Description Th.