Datasheet4U Logo Datasheet4U.com

DM74165 - 8-Bit Parallel-to-Serial Converter

Description

The ’165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage Parallel inputting occurs asynchronously when the Parallel Load (PL) input is LOW With PL HIGH serial shifting occurs on the rising edge of the clock new data enters via the Serial Data

📥 Download Datasheet

Datasheet preview – DM74165

Datasheet Details

Part number DM74165
Manufacturer National Semiconductor
File Size 136.59 KB
Description 8-Bit Parallel-to-Serial Converter
Datasheet download datasheet DM74165 Datasheet
Additional preview pages of the DM74165 datasheet.

📁 Similar Datasheet

  • DM7416 - Hex Inverting Buffers with High Voltage Open-Collector Outputs (Fairchild Semiconductor)
  • DM74164 - 8-Bit Serial In/Parallel Out Shift Registers (Fairchild Semiconductor)
  • DM74121 - Monostable multivibrator (Fairchild Semiconductor)
  • DM74121N - Monostable multivibrator (Fairchild Semiconductor)
  • DM74123 - Dual retriggerable monostable multivibrator (Fairchild Semiconductor)
  • DM7414 - Hex Inverter with Schmitt Trigger Input (Fairchild Semiconductor)
  • DM74141 - BCD / DECIMAL DECODERS/DRIVERS (MSI)
  • DM74145 - BCD to Decimal Decoders/Drivers (Fairchild Semiconductor)
  • DM74150 - Data Selectors/Multiplexers (Fairchild Semiconductor)
  • DM74155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
Other Datasheets by National Semiconductor
  • DM7416 - Hex Inverting Buffers
  • DM74161 - Synchronous 4-Bit Counters
  • DM74163 - Synchronous 4-Bit Counters
  • DM7410 - Triple 3-Input NAND Gates
  • DM74121 - Monostable multivibrator
  • DM74122 - Retriggerable Resettable Multivibrator
  • DM74123 - Dual retriggerable monostable multivibrator
  • DM74125 - Quad TRI-STATE Buffers

Full PDF Text Transcription

Click to expand full text
54165 DM74165 8-Bit Parallel-to-Serial Converter August 1989 54165 DM74165 8-Bit Parallel-to-Serial Converter General Description The ’165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage Parallel inputting occurs asynchronously when the Parallel Load (PL) input is LOW With PL HIGH serial shifting occurs on the rising edge of the clock new data enters via the Serial Data (DS) input The 2-input OR clock can be used to combine two independent clock sources or one input can act as an active LOW clock enable Connection Diagram Dual-In-Line-Package Logic Symbol TL F 9782 – 2 VCC e Pin 16 GND e Pin 8 TL F 9782 – 1 Order Number 54165DMQB 54165FMQB or DM74165N See NS Package Number J16A N16E or W16A Pin Names CP1 CP2 DS PL P0–P7 Q7 Q7
Published: |