DM74S472
National Semiconductor
143.36kb
4096-bit ttl prom.
TAGS
📁 Related Datasheet
DM74S473 - (512 x 8) 4096-Bit TTL PROM
(National Semiconductor)
DM74S473 (512 x 8) 4096-Bit TTL PROM
November 1990
DM74S473 (512 x 8) 4096-Bit TTL PROM
General Description
This Schottky memory is organized in the.
DM74S475 - 4096-Bit TTL PROM
(National Semiconductor)
..
DataShee
.
.
. DataSheet 4 U .
..
et4U.
DataShee
DataShee.
DM74S40 - Dual 4-Input NAND Buffer
(Fairchild Semiconductor)
DM74S40 Dual 4-Input NAND Buffer
August 1986 Revised April 2000
DM74S40 Dual 4-Input NAND Buffer
General Description
This device contains two indepe.
DM74S04 - HEX INVERTING GATES
(National Semiconductor)
DM54S04 DM74S04 Hex Inverting Gates
DM54S04 DM74S04 Hex Inverting Gates
General Description
This device contains six independent gates each of which .
DM74S08 - Quad 2-Input AND Gate
(Fairchild Semiconductor)
DM74S08 Quad 2-Input AND Gate
March 1996 Revised April 2000
DM74S08 Quad 2-Input AND Gate
General Description
This device contains four independent .
DM74S08 - Quad 2-Input AND Gates
(National Semiconductor)
DM54S08 DM74S08 Quad 2-Input AND Gates
DM54S08 DM74S08 Quad 2-Input AND Gates
General Description
This device contains four independent gates each o.
DM74S10 - Triple 3-Input NAND Gate
(Fairchild Semiconductor)
DM74S10 Triple 3-Input NAND Gate
August 1986 Revised April 2000
DM74S10 Triple 3-Input NAND Gate
General Description
This device contains three inde.
DM74S11 - Triple 3-Input AND Gate
(Fairchild Semiconductor)
DM74S11 Triple 3-Input AND Gate
August 1986 Revised April 2000
DM74S11 Triple 3-Input AND Gate
General Description
This device contains three indepe.
DM74S112 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop
(Fairchild Semiconductor)
DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised April 2000
DM74S1.
DM74S132 - Quad 2-Input Schmitt Trigger NAND Gate
(National Semiconductor)
.
Stock and price
