Datasheet4U Logo Datasheet4U.com

MM74C165 - Parallel-Load 8-Bit Shift Register

Description

The MM54C165 MM74C165 functions as an 8-bit parallelload serial shift register Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low Shifting is inhibited as long as PL is low Data is sequentially shifted from complementary outputs Q7 and Q7 highest

Features

  • Y Wide supply voltage range Y Guaranteed noise margin Y High noise immunity Y Low power TT.

📥 Download Datasheet

Datasheet preview – MM74C165

📁 Similar Datasheet

  • MM74C165 - Parallel-Load 8-Bit Shift Register (Fairchild)
  • MM74C164 - 8-Bit Parallel-Out Serial Shift Register (Fairchild)
  • MM74C164 - 8-Bit Parallel-Out Serial Shift Register (National)
  • MM74C164N - 8-Bit Parallel-Out Serial Shift Register (Fairchild)
  • MM74C10 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM74C14 - Hex Schmitt Trigger (Fairchild)
  • MM74C14 - Hex Schmitt Trigger (National)
  • MM74C150 - 16-Line to 1-Line Multiplexer (Fairchild)
  • MM74C151 - 8 Channel Digital Multiplexer (National)
  • MM74C154 - 4-Line to 16-Line Decoder/Demultiplexer (Fairchild)
Other Datasheets by National Semiconductor
  • MM74C160 - Decade Counter with Asynchronous Clear
  • MM74C161 - (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear
  • MM74C162 - (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear
  • MM74C163 - (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear
  • MM74C150 - 16-Line to 1-Line Multiplexer
  • MM74C173 - TRI-STATE Quad D Flip-Flop
  • MM74C200 - Random Access Read/Write Memory
  • MM74C30 - 8-Input NAND Gate

Full PDF Text Transcription

Click to expand full text
MM54C165 MM74C165 Parallel-Load 8-Bit Shift Register December 1992 MM54C165 MM74C165 Parallel-Load 8-Bit Shift Register General Description The MM54C165 MM74C165 functions as an 8-bit parallelload serial shift register Data is loaded into the register independent of the state of the clock(s) when PARALLEL LOAD (PL) is low Shifting is inhibited as long as PL is low Data is sequentially shifted from complementary outputs Q7 and Q7 highest-order bit (P7) first New serial data may be entered via the SERIAL DATA (Ds) input Serial shifting occurs on the rising edge of CLOCK1 or CLOCK2 Clock inputs may be used separately or together for combined clocking from independent sources Either clock input may be used also as an active-low clock enable To prevent double-clocking when a clock input is u
Published: |