MC10H641 Datasheet PDF - ON Semiconductor SINGLE SUPPLY PECL-TTL 1:9 CLOCK DISTRIBUTION CHIP Specs

MC10H641 - SINGLE SUPPLY PECL-TTL 1:9 CLOCK DISTRIBUTION CHIP

Datasheet Summary

Description

The MC10H/100H641 is a single supply, low skew translating 1:9 clock driver.

28 for optimal power pinning, signal flow through and electrical performance.

Features

a 24 mA TTL output stage, with AC performance specified into a 50 pF load capacitance. A latch is provided on.
chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldown) the latch is transparent. A HIGH on the enable pin (EN) forces all outputs LOW. Both the LEN and EN pins are positive ECL inputs. The VBB output is provided in case the user wants to drive the device with a single.
ended input. For single.
ended use, the VBB should be conne.

Datasheet Details

Part number	MC10H641
Manufacturer	ON Semiconductor
File Size	163.85 KB
Description	SINGLE SUPPLY PECL-TTL 1:9 CLOCK DISTRIBUTION CHIP
Datasheet	MC10H641 Datasheet
Additional preview pages of the MC10H641 datasheet.

📁 Similar Datasheet

MC10H641 - SINGLE SUPPLY PECL-TTL 1:9 CLOCK DISTRIBUTION CHIP (Motorola)

MC10H640 - PECL to TTL Clock Driver (Motorola)

MC10H642 - 68030/040 PECL-TTL CLOCK DRIVER (Motorola)

MC10H643 - DUAL SUPPLY ECL-TTL 1:8 CLOCK DRIVER (Motorola)

MC10H644 - 68030/040 PECL-TTL CLOCK DRIVER (Motorola)

MC10H645 - 1:9 TTL Clock Driver (Motorola)

MC10H646 - PECL/TTL-TTL 1:8 Clock Distribution Chip (Motorola)

MC10H600 - 9-Bit TTL to ECL Translator (Motorola)

MC10H601 - 9-Bit ECL/TTL Translator (Motorola)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com MC10H641, MC100H641 Single Supply PECL to TTL 1:9 Clock Distribution Chip Description The MC10H/100H641 is a single supply, low skew translating 1:9 clock driver. Devices in the ON Semiconductor H641 translator series utilize the PLCC−28 for optimal power pinning, signal flow through and electrical performance. The device features a 24 mA TTL output stage, with AC performance specified into a 50 pF load capacitance. A latch is provided on−chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldown) the latch is transparent. A HIGH on the enable pin (EN) forces all outputs LOW. Both the LEN and EN pins are positive ECL inputs. The VBB output is provided in case the user wants to drive the device with a single−ended input.

Published: Apr 26, 2005 |