MC10H602 - 9-Bit Latch TTL/ECL Translator

Motorola

Datasheet Details

D.
type latches. Latching is controlled by Latch Enable (LEN), while the Master Reset input resets the latches. A post.
latch logic enable is also provided (ENECL), allowing control of the output state without destroying latch data. All control inputs are ECL level. The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.
9.
Bit Ideal for Byte.
Parity.

📁 MC10H602 Similar Datasheet

MC10H600 - 9-Bit TTL/ECL Translator (ON Semiconductor)
MC10H640 - PECL-TTL CLOCK DRIVER (ON Semiconductor)
MC10H641 - SINGLE SUPPLY PECL-TTL 1:9 CLOCK DISTRIBUTION CHIP (ON Semiconductor)
MC10H642 - 68030/040 PECL-TTL CLOCK DRIVER (ON Semiconductor)
MC10H643 - DUAL SUPPLY ECL-TTL 1:8 CLOCK DRIVER (ON Semiconductor)
MC10H644 - 68030/040 PECL-TTL CLOCK DRIVER (ON Semiconductor)
MC10H645 - 2:1:9 TTL Clock Driver (ON Semiconductor)
MC10H646 - PENTIUM MICROPROCESSOR PECL/TTL-TTL CLOCK DRIVER (ON Semiconductor)

Other Datasheets by Motorola

Published: Nov 22, 2016 |