Datasheet4U Logo Datasheet4U.com

MC14516B - Binary Up/Down Counter

Features

  • Diode Protection on All Inputs.
  • Supply Voltage Range = 3.0 Vdc to 18 Vdc.
  • Internally Synchronous for High Speed.
  • Logic Edge.
  • Clocked Design.
  • Count Occurs on Positive Going Edge of Clock.
  • Single Pin Reset.
  • Asynchronous Preset Enable Operation.
  • Capable of Driving Two Low.
  • Power TTL Loads or One Low.
  • Power Schottky Load Over the Rated Temperature Range.
  • These Devices are Pb.
  • Free and are Ro.

📥 Download Datasheet

Datasheet preview – MC14516B

Datasheet Details

Part number MC14516B
Manufacturer onsemi
File Size 92.95 KB
Description Binary Up/Down Counter
Datasheet download datasheet MC14516B Datasheet
Additional preview pages of the MC14516B datasheet.

📁 Similar Datasheet

  • MC14516B - Binary Up/Down Counter (Motorola)
  • MC145160 - Dual PLLs for 46/49 MHz Cordless Telephones (Motorola)
  • MC145162 - 60 MHz and 85 MHz Universal Programmable Dual PLL Frequency Synthesizers (Motorola)
  • MC145163 - BCD / PLL (Motorola)
  • MC145163 - MC145163 PLL Integrated Circuits (ETC)
  • MC145165 - Low-Voltage 60 MHz Universal Programmable Dual PLL Frequency Synthesizer (Motorola)
  • MC145166 - Dual PLLs for 46/49 MHz Cordless Telephones (Motorola)
  • MC145167 - Dual PLLs for 46/49 MHz Cordless Telephones (Motorola)
  • MC145168 - Dual PLLs for 46/49 MHz Cordless Telephones (Motorola)
  • MC145169 - Dual PLLs for 46/49 MHz Cordless Telephones (Motorola)
Other Datasheets by ON Semiconductor
  • MC14511B - BCD-To-Seven Segment Latch/Decoder/Driver
  • MC14512B - 8-Channel Data Selector
  • MC14513B - BCD-To-Seven Segment Latch/Decoder/Driver
  • MC14514B - 4-Bit Transparent Latch/4-to-16-Line Decoder
  • MC14515 - 4-Bit Transparent Latch/4-to-16 Line Decoder
  • MC14515B - 4-Bit Transparent Latch/4-to-16-Line Decoder
  • MC14517B - Dual 64-Bit Static Shift Register
  • MC14518B - Dual Up Counters

Full PDF Text Transcription

Click to expand full text
MC14516B Binary Up/Down Counter The MC14516B synchronous up/down binary counter is constructed with MOS P−channel and N−channel enhancement mode devices in a monolithic structure. This counter can be preset by applying the desired value, in binary, to the Preset inputs (P0, P1, P2, P3) and then bringing the Preset Enable (PE) high. The direction of counting is controlled by applying a high (for up counting) or a low (for down counting) to the UP/DOWN input. The state of the counter changes on the positive transition of the clock input. Cascading can be accomplished by connecting the Carry Out to the Carry In of the next stage while clocking each counter in parallel. The outputs (Q0, Q1, Q2, Q3) can be reset to a low state by applying a high to the reset (R) pin.
Published: |