Datasheet4U Logo Datasheet4U.com

MC14543B - BCD-to-Seven Segment Latch/Decoder/Driver

Features

  • Latch Storage of Code.
  • Blanking Input.
  • Readout Blanking on All Illegal Input Combinations.
  • Direct LED (Common Anode or Cathode) Driving Capability.
  • Supply Voltage Range = 3.0 V to 18 V.
  • Capable of Driving 2 Low.
  • power TTL Loads, 1 Low.
  • power Schottky TTL Load or 2 HTL Loads Over the Rated Temperature Range.
  • Pin.
  • for.
  • Pin Replacement for CD4056A (with Pin 7 Tied to VSS).
  • Chip Complexity: 207 FETs.

📥 Download Datasheet

Datasheet preview – MC14543B

Datasheet Details

Part number MC14543B
Manufacturer ON Semiconductor
File Size 184.51 KB
Description BCD-to-Seven Segment Latch/Decoder/Driver
Datasheet download datasheet MC14543B Datasheet
Additional preview pages of the MC14543B datasheet.

📁 Similar Datasheet

  • MC14543B - BCD-to-Seven Segment Latch/Decoder/Driver (Motorola)
  • MC145436 - Dual Tone Multiple Frequency Receiver (Motorola)
  • MC145436A - Low-Power Dual Tone Multiple Frequency Receiver (Motorola)
  • MC145402 - Serial 13-Bit Linear Codec (Motorola)
  • MC145403 - DRIVER/RECEIVERS (Motorola)
  • MC145404 - DRIVER/RECEIVERS (Motorola)
  • MC145405 - DRIVER/RECEIVERS (Motorola)
  • MC145406 - EIA-232-D/V.28 driver/receiver (Philips)
  • MC145406 - Driver / Receiver (Motorola)
  • MC145407 - 5 Volt Only Driver / Recevier (Motorola)
Other Datasheets by ON Semiconductor
  • MC14541B - Programmable Timer
  • MC14549B - Successive Approximation Registers
  • MC14503B - Hex Non-Inverting 3-State Buffer
  • MC14504B - Hex Level Shifter
  • MC14511B - BCD-To-Seven Segment Latch/Decoder/Driver
  • MC14512B - 8-Channel Data Selector
  • MC14513B - BCD-To-Seven Segment Latch/Decoder/Driver
  • MC14514B - 4-Bit Transparent Latch/4-to-16-Line Decoder

Full PDF Text Transcription

Click to expand full text
MC14543B BCD-to-Seven Segment Latch/Decoder/Driver for Liquid Crystals The MC14543B BCD−to−seven segment latch/decoder/driver is designed for use with liquid crystal readouts, and is constructed with complementary MOS (CMOS) enhancement mode devices. The circuit provides the functions of a 4−bit storage latch and an 8421 BCD−to−seven segment decoder and driver. The device has the capability to invert the logic levels of the output combination. The phase (Ph), blanking (BI), and latch disable (LD) inputs are used to reverse the truth table phase, blank the display, and store a BCD code, respectively. For liquid crystal (LC) readouts, a square wave is applied to the Ph input of the circuit and the electrically common backplane of the display.
Published: |