Description
SN74LS161A, SN74LS163A BCD Decade Counters/ 4 *Bit Binary Counters The LS161A/163A are high-speed 4-bit synchronous counters.They are edge-tr.
The LS161A/163A are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature.
Features
* r>
* is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs. AC WAVEFORMS
tW(H)
tW(L)
CP 1.3 V tPHL
1.3 V tPLH
Other conditions: PE = MR (SR) = H CEP = CET = H
Q 1.3 V
1
Applications
* The LS161A and LS163A count modulo 16 (binary). The LS161A has an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS163A has a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only durin
