Implements the MIL-STD-1750A Instruction Set Architecture for Memory Management and Protection of up to 1 Megaword. All mapping memory (10,240 bits) for both the MMU and
PACE1753, PYRAMID
PACE1753 SINGLE CHIP, 40MHz CMOS MMU/COMBO
FEATURES
Implements the MIL-STD-1750A Instruction Set Architecture for Memory Management and Protection of .
PACE1750A, PYRAMID
PACE1750A SINGLE CHIP, 15MHz to 40MHz, CMOS 16-BIT PROCESSOR
FEATURES
Implements the MIL-STD-1750A Instruction Set Architecture Single Chip PACE Tech.
PACE1750AE, PYRAMID
PACE1750AE SINGLE CHIP, 20MHz to 40MHz, ENHANCED CMOS 16-BIT PROCESSOR
FEATURES
Implements the MIL-STD-1750A Instruction Set Architecture
Single Chip.
PACE1754, PYRAMID
PACE1754 SINGLE CHIP, 40MHz CMOS PROCESSOR INTERFACE CIRCUIT (PIC)
FEATURES
The PACE1754 (PIC) is a support chip for the PACE1750A/AE Processor. It e.
PACE1754-SOS, PYRAMID
PACE1754/SOS PROCESSOR INTERFACE CIRCUIT (PIC) CMOS/SOS SPACE PROCESSOR MICROPERIPHERAL
FEATURES
The PACE1754 (PIC) is a support chip for the PACE175.
PACE1757M, PYRAMID
PACE1757M/ME COMPLETE EMBEDDED CPU SUBSYSTEM
FEATURES
Implements plete MIL-STD-1750A ISA including optional MMU, MFSR, and BPU functions.
Two thro.
PACE1757ME, PYRAMID
PACE1757M/ME COMPLETE EMBEDDED CPU SUBSYSTEM
FEATURES
Implements plete MIL-STD-1750A ISA including optional MMU, MFSR, and BPU functions.
Two thro.