Datasheet4U Logo Datasheet4U.com

74LVC109 - Dual JK flip-flop

Datasheet Summary

Description

The 74LVC109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109.

The 74LVC109 is a dual positive-edge triggered JK-type flip-flop featuring individual J, K inputs, clock (CP) inputs, set (SD) and reset (RD) inputs; also complementary Q and Q outputs.

Features

  • Wide supply voltage range of 1.2 to 3.6 V.
  • In accordance with JEDEC standard no. 8-1A.
  • Inputs accept voltages up to 5.5 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • Output capability: standard.
  • ICC category: flip-flops.

📥 Download Datasheet

Datasheet preview – 74LVC109

Datasheet Details

Part number 74LVC109
Manufacturer Philips
File Size 103.17 KB
Description Dual JK flip-flop
Datasheet download datasheet 74LVC109 Datasheet
Additional preview pages of the 74LVC109 datasheet.
Other Datasheets by Philips

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 1997 Mar 18 IC24 Data Handbook 1998 Apr 28 Philips Semiconductors Philips Semiconductors Product specification Dual JK flip-flop with set and reset; positive-edge trigger 74LVC109 FEATURES • Wide supply voltage range of 1.2 to 3.6 V • In accordance with JEDEC standard no. 8-1A. • Inputs accept voltages up to 5.5 V • CMOS low power consumption • Direct interface with TTL levels • Output capability: standard • ICC category: flip-flops DESCRIPTION The 74LVC109 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT109.
Published: |