Datasheet4U Logo Datasheet4U.com

74LVC11 - Triple 3-input AND gate

Datasheet Summary

Description

The 74LVC11 is a high-performance, low power, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74LVC11 provides the 3-input AND function.

NOTES: 1.

Features

  • Wide supply voltage range of 1.2 V to 3.6 V.
  • In accordance with JEDEC standard no. 8-1A.
  • Inputs accept voltages up to 5.5 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • Output capability: standard.
  • ICC category: SSI QUICK.

📥 Download Datasheet

Datasheet preview – 74LVC11

Datasheet Details

Part number 74LVC11
Manufacturer Philips
File Size 87.18 KB
Description Triple 3-input AND gate
Datasheet download datasheet 74LVC11 Datasheet
Additional preview pages of the 74LVC11 datasheet.

📁 Similar Datasheet

  • 74LVC11 - Triple 3-input AND gate (nexperia)
  • 74LVC11-Q100 - Triple 3-input AND gate (nexperia)
  • 74LVC11BQ - Triple 3-input AND gate (nexperia)
  • 74LVC11D - Triple 3-input AND gate (nexperia)
  • 74LVC11PW - Triple 3-input AND gate (nexperia)
  • 74LVC10A - Triple 3-input NAND gate (nexperia)
  • 74LVC125A - LOW VOLTAGE CMOS QUAD BUS BUFFERS (STMicroelectronics)
  • 74LVC125A - Quad buffer/line driver (NXP)
  • 74LVC125A - QUADRUPLE 3-STATE BUFFERS (Diodes)
  • 74LVC125A - Low-Voltage CMOS Quad Buffer (ON Semiconductor)
Other Datasheets by Philips
  • 74LVC10 - Triple 3-input NAND gate
  • 74LVC109 - Dual JK flip-flop
  • 74LVC10A - Triple 3-input NAND gate
  • 74LVC10D - Triple 3-input NAND gate
  • 74LVC125 - Quad buffer/line driver
  • 74LVC1284 - 3.3V Parallel printer interface transceiver/buffer
  • 74LVC138A - 3-to-8 line decoder/demultiplexer
  • 74LVC139 - Dual 2-to-4 line decoder/demultiplexer

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74LVC11 Triple 3-input AND gate Product specification 1998 Apr 28 Philips Semiconductors Philips Semiconductors Product specification Triple 3-input AND gate 74LVC11 FEATURES • Wide supply voltage range of 1.2 V to 3.6 V • In accordance with JEDEC standard no. 8-1A. • Inputs accept voltages up to 5.5 V • CMOS low power consumption • Direct interface with TTL levels • Output capability: standard • ICC category: SSI QUICK REFERENCE DATA GND = 0 V; Tamb = 25°C; tr = tf v2.5 ns SYMBOL tPHL/tPLH CI CPD PARAMETER Propagation delay nA, nB, nC to nY Input capacitance Power dissipation capacitance per gate DESCRIPTION The 74LVC11 is a high-performance, low power, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.
Published: |