using an Industry Standard High-Speed Differential Point-toPoint Link Interface at 1.5 V.
The Advanced Memory Buffer also allows buffering of memory traffic to support large memory capacities.
All memory control for the DRAM resides in the host, including memory request initiation, timing, refresh,
November 2006 Cover Page www.DataSheet4U.com HYS72T512[0/1]22HFN 3.7 A 240-Pin Fully-Buffered DDR2 SDRAM Modules DDR2 SDRAM RoHS Compliant Products Internet Data Sheet Rev.
1.1 Internet Data Sheet www.DataSheet4U.com HYS72T512[0/1]22HFN 3.7 A Revision History Revision History: 2006-11-13, Rev.
1.1 All Page 4 Page 19 Page 23 Adapted internet edition Added Product Types to “Ordering Information (Pb-free components and assembly)” on Page 4 Updated “Current Spec.
HYS72T512022HFN-3.7-A Features
* Detects errors on the channel and reports them to the host memory controller.
* Automatic DDR2 DRAM Bus Calibration.
* Automatic Channel Calibration.
* Full Host Control of the DDR2 DRAMs.
* Over-Temperature Detection and Alert.
* Hot Add-on and Hot
HYS72T512022HFN-37-A_Qimonda.pdf
Datasheet Details
HYS72T512022HFN-3.7-A, HYS72T512022HFN-37-A
Qimonda
1.72 MB
240-pin fully-buffered ddr2 sdram modules ddr2 sdram.
This datasheet PDF includes multiple part numbers: HYS72T512022HFN-3.7-A, HYS72T512022HFN-37-A.
Please refer to the document for exact specifications by model.
📁 Related Datasheet
📌 All Tags
