557G06LF Datasheet - Renesas

557G06LF - 2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX

557G06LF Features

* Packaged in 20-pin TSSOP

* Pb (lead) free packaging

* Operating voltage of 3.3 V

* Low power consumption

* Input differential clock of up to 200 MHz

* Jitter 60 ps (cycle-to-cycle)

* Output-to-output skew of 50 ps

* Available in indus

Datasheet Details

557G06LF

287.74 KB

2 to 4 differential pcie gen1 clock mux.

557G06LF Distributor

📁 Related Datasheet

📌 All Tags