Datasheet4U.com

854S01I - 2:1 Differential-to-LVDS Multiplexer

Renesas

📥 Download Datasheet

854S01I Datasheet Preview — Preview of 854S01I PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	854S01I
Manufacturer	Renesas ↗
File Size	673.89 KB
Description	2:1 Differential-to-LVDS Multiplexer
Datasheet	854S01I-Renesas.pdf

854S01I Product details

Description

The 854S01I is a high performance 2:1 Differential-to-LVDS Multiplexer.

Features

2:1 LVDS MUX.
One LVDS output pair.
Two differential clock inputs can accept: LVPECL, LVDS, CML.
Maximum input/output frequency: 2.5GHz.
Translates LVCMOS/LVTTL input signals to LVDS levels by using a resistor bias network on nPCLK0, nPCLK1.
RMS additive phase jitter: 0.06ps (typical).
Propagation delay: 600ps (maximum).
Part-to-part skew: 350ps (maximum).
Full 3.3V supply mode.
-40°C to 85°C ambient opera.

📁 854S01I Similar Datasheet

854S006I - Differential-to-LVDS Fanout Buffer (IDT)
854S057B - 4:1 or 2:1 LVDS Clock Multiplexer (IDT)
8540 - Numeric Displays (Excel)
8540xxx - Numeric Displays (Excel)
854651 - Low-Loss filter (Sawtek)
854654 - Low-Loss Filter (Sawtek)
854655 - Low-Loss Filter (Sawtek)
854657 - Bandpass filter (Sawtek)

Other Datasheets by Renesas

854S006 - Differential-to-LVDS Fanout Buffer
854S057 - 4:1 or 2:1 LVDS Clock Multiplexer

Published: Sep 25, 2023 |