Datasheet4U Logo Datasheet4U.com

854S01I Datasheet - Renesas

2:1 Differential-to-LVDS Multiplexer

854S01I Features

* 2:1 LVDS MUX

* One LVDS output pair

* Two differential clock inputs can accept: LVPECL, LVDS, CML

* Maximum input/output frequency: 2.5GHz

* Translates LVCMOS/LVTTL input signals to LVDS levels by using a resistor bias network on nPCLK0, nPCLK1

* RMS

854S01I General Description

The 854S01I is a high performance 2:1 Differential-to-LVDS Multiplexer. The 854S01I can also perform differential translation because the differential inputs accept LVPECL, LVDS or CML levels. The 854S01I is packaged in a small 3mm x 3mm 16 VFQFPN package, making it ideal for use on space constraine.

854S01I Datasheet (673.89 KB)

Preview of 854S01I PDF

Datasheet Details

Part number:

854S01I

Manufacturer:

Renesas ↗

File Size:

673.89 KB

Description:

2:1 differential-to-lvds multiplexer.

📁 Related Datasheet

854S006 Differential-to-LVDS Fanout Buffer (Renesas)

854S006I Differential-to-LVDS Fanout Buffer (IDT)

854S057 4:1 or 2:1 LVDS Clock Multiplexer (Renesas)

854S057B 4:1 or 2:1 LVDS Clock Multiplexer (IDT)

854S057B 4:1 or 2:1 LVDS Clock Multiplexer (Renesas)

8540 Numeric Displays (Excel)

8540xxx Numeric Displays (Excel)

854651 Low-Loss filter (Sawtek)

854654 Low-Loss Filter (Sawtek)

854655 Low-Loss Filter (Sawtek)

TAGS

854S01I Differential-to-LVDS Multiplexer Renesas

Image Gallery

854S01I Datasheet Preview Page 2 854S01I Datasheet Preview Page 3

854S01I Distributor