Datasheet4U.com

854S006I - Differential-to-LVDS Fanout Buffer

IDT

📥 Download Datasheet

854S006I Datasheet Preview — Preview of 854S006I PDF

datasheet Preview Page 2

datasheet Preview Page 3

Datasheet Details

Part number	854S006I
Manufacturer	IDT
File Size	211.46 KB
Description	Differential-to-LVDS Fanout Buffer
Datasheet	854S006I-IDT.pdf

854S006I Product details

Description

The 854S006I is a low skew, high perfor- mance 1-to-6 Differential-to-LVDS Fanout Buffer.

Features

Six differential LVDS outputs.
One differential clock input pair.
CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL.
Maximum output frequency: 1.7GHz.
Translates any single ended input signal to LVDS levels with resistor bias on nCLK input.
Output skew: 55ps (maximum).
Propagation delay: 850ps (maximum).
Additive phase jitter, RMS: 0.067ps (typical).
Full 3.3V or 2.

📁 854S006I Similar Datasheet

854S006 - Differential-to-LVDS Fanout Buffer (Renesas)
854S01I - 2:1 Differential-to-LVDS Multiplexer (Renesas)
854S057 - 4:1 or 2:1 LVDS Clock Multiplexer (Renesas)
8540 - Numeric Displays (Excel)
8540xxx - Numeric Displays (Excel)
854651 - Low-Loss filter (Sawtek)
854654 - Low-Loss Filter (Sawtek)
854655 - Low-Loss Filter (Sawtek)

Other Datasheets by IDT

854S057B - 4:1 or 2:1 LVDS Clock Multiplexer

Published: Dec 21, 2016 |