Datasheet4U Logo Datasheet4U.com

HD74LS12 - Triple 3-input Positive NAND Gates

Datasheet Summary

Features

  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS12P DILP-14 pin PRDP0014AB-B (DP-14AV) P Note: Please consult the sales office for the above package availability. Taping Abbreviation (Quantity).
  • Pin Arrangement 1A 1 1B 2 2A 3 2B 4 2C 5 2Y 6 GND 7 14 VCC 13 1C 12 1Y 11 3C 10 3B 9 3A 8 3Y (Top view) Circuit Schematic (1/3) Inputs A B C VCC 20k 8k Output Y 4.5k GND Rev.2.00, Feb.18.2005, page 1 of 3 HD74LS12 A.

📥 Download Datasheet

Datasheet preview – HD74LS12

Datasheet Details

Part number HD74LS12
Manufacturer Renesas
File Size 100.51 KB
Description Triple 3-input Positive NAND Gates
Datasheet download datasheet HD74LS12 Datasheet
Additional preview pages of the HD74LS12 datasheet.

📁 Similar Datasheet

  • HD74LS12 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LS122 - Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
  • HD74LS123 - Dual Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
  • HD74LS125A - Quadriple Bus Buffer Gates (Hitachi Semiconductor)
  • HD74LS10 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • HD74LS109 - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • HD74LS109A - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • HD74LS11 - Triple 3-input Positive AND Gates (Hitachi Semiconductor)
  • HD74LS112 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
Other Datasheets by Renesas
  • HD74LS122 - Retriggerable Monostable Multivibrator
  • HD74LS122P - Retriggerable Monostable Multivibrator
  • HD74LS123 - Dual Retriggerable Monostable Multivibrators
  • HD74LS123P - Dual Retriggerable Monostable Multivibrators
  • HD74LS125A - Quadruple Bus Buffer Gates
  • HD74LS125AP - Quadruple Bus Buffer Gates
  • HD74LS10 - Triple 3-Input Positive NAND Gates
  • HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops

Full PDF Text Transcription

Click to expand full text
HD74LS12 Triple 3-input Positive NAND Gates (with Open Collector Output) REJ03D0398–0200 Rev.2.00 Feb.18.2005 Features • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS12P DILP-14 pin PRDP0014AB-B (DP-14AV) P Note: Please consult the sales office for the above package availability. Taping Abbreviation (Quantity) — Pin Arrangement 1A 1 1B 2 2A 3 2B 4 2C 5 2Y 6 GND 7 14 VCC 13 1C 12 1Y 11 3C 10 3B 9 3A 8 3Y (Top view) Circuit Schematic (1/3) Inputs A B C VCC 20k 8k Output Y 4.5k GND Rev.2.00, Feb.18.
Published: |