HD74LS112 - Dual J-K Negative-edge-triggered Flip-Flops

Renesas

Datasheet Details

Part number	HD74LS112
Manufacturer	Renesas ↗
File Size	241.48 KB
Description	Dual J-K Negative-edge-triggered Flip-Flops
Datasheet	HD74LS112-Renesas.pdf

Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS112P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74LS112FPEL SOP-16 pin (JEITA) PRSP0016DH-B (FP-16DAV) FP HD74LS112RPEL SOP-16 pin (JEDEC) PRSP0016DG-A (FP-16DNV) RP Note: Please consult the sales office for the above package availability. Taping Abbreviation (Quantity).
EL (2,000 pcs/reel) EL (2,500 pcs/reel) Pin Arrangement 1CK 1 1K 2 1J 3 1PR 4 1Q 5 1Q 6 2Q 7 GN.

📁 HD74LS112 Similar Datasheet

HD74LS11 - Triple 3-input Positive AND Gates (Hitachi Semiconductor)
HD74LS113 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS114 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS10 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS109 - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS109A - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS12 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)

Other Datasheets by Renesas

Published: Dec 4, 2017 |