Datasheet4U Logo Datasheet4U.com

HD74LS113 Datasheet - Hitachi Semiconductor

HD74LS113 Dual J-K Negative-edge-triggered Flip-Flops

Unit: mm 19.20 20.32 Max 14 8 6.30 7.40 Max 1 2.39 Max 1.30 7 7.62 0.51 Min 2.54 Min 5.06 Max 2.54 ± 0.25 0.48 ± 0.10 0.25 0.05 0° 15° + 0.10 Hitachi Code JEDEC EIAJ Weight (reference value) DP-14 Conforms Conforms 0.97 g Unit: mm 10.06 10.5 Max 14 8 5.5 1 7 0.22 ± 0.05 0.20 ± 0.04 2.20 Max 7.80 0.30 1.15 0° 8° + 0.20 1.42 Max 1.27 0.42 ± 0.08 0.40 ± 0.06 0.10 ± 0.10 0.70 ± 0.20 0.15 0.12 M Hitachi Code JEDEC EIAJ Weight (referenc.

HD74LS113 Datasheet (67.97 KB)

Preview of HD74LS113 PDF
HD74LS113 Datasheet Preview Page 2 HD74LS113 Datasheet Preview Page 3

Datasheet Details

Part number:

HD74LS113

Manufacturer:

Hitachi Semiconductor

File Size:

67.97 KB

Description:

Dual j-k negative-edge-triggered flip-flops.

📁 Related Datasheet

HD74LS11 Triple 3-input Positive AND Gates (Hitachi Semiconductor)

HD74LS11 Triple 3-input Positive AND Gates (Renesas)

HD74LS112 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)

HD74LS112 Dual J-K Negative-edge-triggered Flip-Flops (Renesas)

HD74LS112P Dual J-K Negative-edge-triggered Flip-Flops (Renesas)

HD74LS114 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)

HD74LS11P Triple 3-input Positive AND Gates (Renesas)

HD74LS10 Triple 3-input Positive NAND Gates (Hitachi Semiconductor)

TAGS

HD74LS113 Dual J-K Negative-edge-triggered Flip-Flops Hitachi Semiconductor

HD74LS113 Distributor