Datasheet4U Logo Datasheet4U.com

HD74LS112 Datasheet - Hitachi Semiconductor

HD74LS112 Dual J-K Negative-edge-triggered Flip-Flops

19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 0.05 0° 15° Hitachi Code JEDEC EIAJ Weight (reference value) + 0.13 DP-16 Conforms Conforms 1.07 g Unit: mm 10.06 10.5 Max 16 9 5.5 1 0.22 ± 0.05 0.20 ± 0.04 8 0.80 Max 2.20 Max 0.20 7.80 + 0.30 1.15 0° 8° 0.70 ± 0.20 1.27 0.42 ± 0.08 0.40 ± 0.06 0.12 M Hitachi Code JEDEC EIAJ Weight (reference value) FP-16D.

HD74LS112 Datasheet (76.76 KB)

Preview of HD74LS112 PDF
HD74LS112 Datasheet Preview Page 2 HD74LS112 Datasheet Preview Page 3

Datasheet Details

Part number:

HD74LS112

Manufacturer:

Hitachi Semiconductor

File Size:

76.76 KB

Description:

Dual j-k negative-edge-triggered flip-flops.

📁 Related Datasheet

HD74LS11 Triple 3-input Positive AND Gates (Hitachi Semiconductor)

HD74LS11 Triple 3-input Positive AND Gates (Renesas)

HD74LS112 Dual J-K Negative-edge-triggered Flip-Flops (Renesas)

HD74LS112P Dual J-K Negative-edge-triggered Flip-Flops (Renesas)

HD74LS113 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)

HD74LS114 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)

HD74LS11P Triple 3-input Positive AND Gates (Renesas)

HD74LS10 Triple 3-input Positive NAND Gates (Hitachi Semiconductor)

TAGS

HD74LS112 Dual J-K Negative-edge-triggered Flip-Flops Hitachi Semiconductor

HD74LS112 Distributor