HD74LS112 Datasheet (76.76 KB)
HD74LS112
Hitachi Semiconductor
76.76 KB
Dual j-k negative-edge-triggered flip-flops.
19.20 20.00 Max 16 9 7.40 Max 6.30 Unit: mm 1 1.3 1.11 Max 8 0.51 Min 2.54 Min 5.06 Max 7.62 2.54 ± 0.25 0.48 ± 0.10 0.25 0.05 0° <.
📁 Related Datasheet
HD74LS11 Triple 3-input Positive AND Gates (Hitachi Semiconductor)
HD74LS11 Triple 3-input Positive AND Gates (Renesas)
HD74LS112 Dual J-K Negative-edge-triggered Flip-Flops (Renesas)
HD74LS112P Dual J-K Negative-edge-triggered Flip-Flops (Renesas)
HD74LS113 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS114 Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS11P Triple 3-input Positive AND Gates (Renesas)
HD74LS10 Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
HD74LS10 Triple 3-Input Positive NAND Gates (Renesas)
HD74LS107A Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
