* output pulse width control by three method. The basic pulse time is programmed by selection of external resistance and capacitance values. Once triggered, the basic pulse width may be extended by retriggering the gated low-level -active (A) or high-level active (B) inputs, or be reduced by use of th
HD74LS123 Datasheet (230.06 KB)
HD74LS123
230.06 KB
Dual retriggerable monostable multivibrators.
HD74LS123 Dual Retriggerable Monostable Multivibrators (with Clear) REJ03D0429 0200 Rev.2.00 Feb.18.2005 This d-c triggered multivibrator fe.
📁 Related Datasheet
HD74LS12 Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
HD74LS12 Triple 3-input Positive NAND Gates (Renesas)
HD74LS122 Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
HD74LS122 Retriggerable Monostable Multivibrator (Renesas)
HD74LS122P Retriggerable Monostable Multivibrator (Renesas)
HD74LS123 Dual Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
HD74LS123P Dual Retriggerable Monostable Multivibrators (Renesas)
HD74LS125A Quadriple Bus Buffer Gates (Hitachi Semiconductor)
HD74LS125A Quadruple Bus Buffer Gates (Renesas)
HD74LS125AP Quadruple Bus Buffer Gates (Renesas)
