Datasheet4U Logo Datasheet4U.com

HSP50210 Digital Costas Loop

HSP50210 Description

HSP50210 Digital Costas Loop OBSOLETE PRODUCT NO RECOMMENDED REPLACEMENT contact our Technical Support Center at www.intersil.com/tsc DATASHEET FN36.
NAME.

HSP50210 Features

* Clock Rates Up to 52MHz
* Selectable Matched Filtering with Root Raised Cosine or Integrate and Dump Filter
* Second Order Carrier and Symbol Tracking Loop Filters
* Automatic Gain Control (AGC)
* Discriminator for FM/FSK Detection and Discriminator Aided Ac

HSP50210 Applications

* where the DCL is used with the HSP50110, these control loops are closed through a serial interface between the two parts. To maintain the demodulator performance with varying signal power and SNR, an internal AGC loop is provided to establish an optimal signal level at the input to the slicer and to

📥 Download Datasheet

Preview of HSP50210 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • HSP50214A - Programmable Downconverter (Intersil Corporation)
  • HSP50214B - Programmable Downconverter (Intersil Corporation)
  • HSP50215 - Digital UpConverter (Intersil Corporation)
  • HSP50216 - Four-Channel Programmable Digital DownConverter (Intersil Corporation)
  • HSP50016 - Digital Down Converter (Intersil Corporation)
  • HSP50110 - Digital Quadrature Tuner (Intersil Corporation)
  • HSP50306 - Digital QPSK Demodulator (Intersil Corporation)
  • HSP50307 - Burst QPSK Modulator (Intersil Corporation)

📌 All Tags

Digital Costas Loop Renesas
Renesas HSP50210-like datasheet