R5F11EF8AFP Datasheet - Renesas

MCU

* Ultra-low power consumption technology

* VDD = single power supply voltage of 2.7 to 5.5 V

* HALT mode

* STOP mode

* SNOOZE mode RL78 CPU core

* CISC architecture with 3-stage pipeline

* Minimum instruction execution time: Can be changed from high-spee

R5F11EF8AFP

756.78 KB

Mcu.

📁 Related Datasheet

R5F11EF8AFP MCU (Renesas)

R5F11EFAAFP MCU (Renesas)

R5F11EA8ASP MCU (Renesas)

R5F11EAAAS MCU (Renesas)

R5F11EAAASP MCU (Renesas)

R5F11EB8AFP MCU (Renesas)

R5F11EBAAFP MCU (Renesas)

TAGS

R5F11EF8AFP MCU Renesas

Image Gallery