Datasheet4U Logo Datasheet4U.com

74112 - DUAL J-K FLIP FLOP

Datasheet Summary

Description

The M54/74HC112 is a high speed CMOS DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR fabricated in silicon gate C2MOS technology.

It has the same high speed performance of LSTTL combined with true CMOS low power consumption.

Features

  • individual J,K, clock, and asynchronous set and clearinputs for each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will function as shown in the truth table. Input data is transferred to the input on the negative going edge of the clock pulse. All inputs are equipped withprotection circuits against static discharge and transient excess voltage. INP.

📥 Download Datasheet

Datasheet preview – 74112

Datasheet Details

Part number 74112
Manufacturer STMicroelectronics
File Size 251.26 KB
Description DUAL J-K FLIP FLOP
Datasheet download datasheet 74112 Datasheet
Additional preview pages of the 74112 datasheet.

📁 Similar Datasheet

  • 7411 - Triple 3 Input AND Gate (Fairchild Semiconductor)
  • 7411 - TRIPLE 3-INPUT AND (ETC)
  • 7410 - Triple 3 Input NAND Gates (National Semiconductor)
  • 7410 - Triple 3-input NAND gate (Philips)
  • 74109 - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
  • 7412 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • 74121 - Monostable multivibrator (Fairchild Semiconductor)
  • 74122 - Retriggerable Monostable Multivibrators (Texas Instruments)
  • 74122 - RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (ETC)
  • 74123 - Retriggerable Monostable Multivibrators (Texas Instruments)
Other Datasheets by STMicroelectronics
  • 74107 - DUAL J-K FLIP-FLOP
  • 74164 - 8 BIT SIPO SHIFT REGISTER
  • 74192 - SYNCHRONOUS UP/DOWN DECADE/BINARY COUNTER
  • 74194 - 4 BIT PIPO SHIFT REGISTER

Full PDF Text Transcription

Click to expand full text
M54HC112 M74HC112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR . . . . . . . . HIGH SPEED fMAX = 67 MHz (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 2 µA AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE |IOH| = IOL = 4 mA (MIN.) BALANCED PROPAGATION DELAYS tPLH = tPHL WIDE OPERATING VOLTAGE RANGE VCC (OPR) = 2 V TO 6 V PIN AND FUNCTION COMPATIBLE WITH 54/74LS112 B1R (Plastic Package) F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) ORDER CODES : M54HC112F1R M74HC112M1R M74HC112B1R M74HC112C1R DESCRIPTION The M54/74HC112 is a high speed CMOS DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR fabricated in silicon gate C2MOS technology.
Published: |