Datasheet4U Logo Datasheet4U.com

74VHC20 - DUAL 4-INPUT NAND GATE

Datasheet Summary

Description

The 74VHC20 is an advanced high-speed CMOS DUAL 4-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

📥 Download Datasheet

Datasheet preview – 74VHC20

Datasheet Details

Part number 74VHC20
Manufacturer STMicroelectronics
File Size 51.35 KB
Description DUAL 4-INPUT NAND GATE
Datasheet download datasheet 74VHC20 Datasheet
Additional preview pages of the 74VHC20 datasheet.

📁 Similar Datasheet

  • 74VHC221A - Dual Non-Retriggerable Monostable Multivibrator (Fairchild Semiconductor)
  • 74VHC240 - Octal Buffer/Line Driver (Fairchild Semiconductor)
  • 74VHC244 - Octal buffer/line driver (nexperia)
  • 74VHC244 - Octal Buffer/Line Driver (Fairchild Semiconductor)
  • 74VHC244D - Octal buffer/line driver (nexperia)
  • 74VHC244M - Octal Buffer/Line Driver (Fairchild Semiconductor)
  • 74VHC244N - Octal Buffer/Line Driver (Fairchild Semiconductor)
  • 74VHC245 - Octal Bidirectional Transceiver (Fairchild Semiconductor)
  • 74VHC245 - Octal bus transceiver (nexperia)
  • 74VHC27 - Triple 3-Input NOR Gate (Fairchild Semiconductor)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
® 74VHC20 DUAL 4-INPUT NAND GATE PRELIMINARY DATA s s s s s s s s s HIGH SPEED: tPD = 3.3 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 2 µA (MAX.) at TA = 25 oC HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 20 IMPROVED LATCH-UP IMMUNITY M (Micro Package) T (TSSOP Package) ORDER CODES : 74VHC20M 74VHC20T immunity and stable output. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V.
Published: |