* JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) All inputs are sampled a
KM48S8030D Datasheet (117.06 KB)
KM48S8030D
Samsung semiconductor
117.06 KB
64mbit sdram 2m x 8bit x 4 banks synchronous dram lvttl.
KM48S8030D
CMOS SDRAM
64Mbit SDRAM
2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
Revision 0.0 May 1999
* Samsung Electronics reserves the right t.
📁 Related Datasheet
KM48S8030C 2M x 8Bit x 4 Banks Synchronous DRAM (Samsung semiconductor)
KM48S16030 4M x 8Bit x 4 Banks Synchronous DRAM (Samsung semiconductor)
KM48S16030A 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL (Samsung semiconductor)
KM48S16030B 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL (Samsung semiconductor)
KM48C2000B 2M x 8Bit CMOS Dynamic RAM with Fast Page Mode (Samsung semiconductor)
KM48C2100B 2M x 8Bit CMOS Dynamic RAM with Fast Page Mode (Samsung semiconductor)
KM48C512 512K x 8-Bit CMOS DRAM (Samsung Electronics)
KM48C512A 512K x 8-Bit CMOS DRAM (Samsung Electronics)
KM48C512AL 512K x 8-Bit CMOS DRAM (Samsung Electronics)
KM48C512ALL 512K x 8-Bit CMOS DRAM (Samsung Electronics)
