* s are registered on every rising clock edge during tRC(min). Values are shown per module bank. 2. The specified values are valid when data inputs (DQ’ s) are stable during tRC(min.). 3. An initial pause of 100 µs is required after power-up, then a Precharge All Banks command must be given followed b
HYS64V4120GU Datasheet (72.85 KB)
HYS64V4120GU
Siemens
72.85 KB
3.3v 4m x 64-bit 2 bank sdram module 3.3v 4m x 72-bit 2 bank sdram module.
3.3V 4M x 64-Bit 2 BANK SDRAM Module 3.3V 4M x 72-Bit 2 BANK SDRAM Module 168 pin unbuffered DIMM Modules
HYS64V4120GU-10 HYS72V4120GU-10
*
.
📁 Related Datasheet
HYS64V4120GU-10 3.3V 4M x 64-Bit 2 BANK SDRAM Module 3.3V 4M x 72-Bit 2 BANK SDRAM Module (Siemens)
HYS64V4200GU-10 3.3V 4M x 64/72-Bit 1 BANK SDRAM Module 3.3V 8M x 64/72-Bit 2 BANK SDRAM Module (Siemens)
HYS64V4200GU-8 3.3V 4M x 64/72-Bit 1 BANK SDRAM Module 3.3V 8M x 64/72-Bit 2 BANK SDRAM Module (Siemens)
HYS64V4200GU-8B 3.3V 4M x 64/72-Bit 1 BANK SDRAM Module 3.3V 8M x 64/72-Bit 2 BANK SDRAM Module (Siemens)
HYS64V4220GU-10 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module (Siemens)
HYS64V4220GU-8 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module (Siemens)
HYS64V4220GU-8-3 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module (Siemens)
HYS64V1000GS-10 3.3V 1M x 64-Bit SDRAM Module 3.3V 1M x 72-Bit SDRAM Module (Siemens)
HYS64V1000GU-50 3.3V 1M x 64-Bit SDRAM Module 3.3V 1M x 72-Bit SDRAM Module (Siemens)
HYS64V1000GU-60 3.3V 1M x 64-Bit SDRAM Module 3.3V 1M x 72-Bit SDRAM Module (Siemens)
