* d after power-up, then a Precharge All Banks command must be given followed by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin. 4. AC timing tests have V il = 0.4 V and V ih = 2.4 V with the timing referenced to the 1.4 V crossover point. The transition time is measured
HYS72V2100GCU-10 Datasheet (75.48 KB)
HYS72V2100GCU-10
Siemens
75.48 KB
3.3v 2m x 64-bit sdram module 3.3v 2m x 72-bit sdram module.
3.3V 2M x 64-Bit SDRAM Module 3.3V 2M x 72-Bit SDRAM Module 168 pin unbuffered DIMM Modules
HYS64V2100G(C)U-10 HYS72V2100G(C)U-10
*
168 Pin.
📁 Related Datasheet
HYS72V2100GU-10 3.3V 2M x 64-Bit SDRAM Module 3.3V 2M x 72-Bit SDRAM Module (Siemens)
HYS72V2200GU-10 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module (Siemens)
HYS72V2200GU-8 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module (Siemens)
HYS72V2200GU-8-3 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module (Siemens)
HYS72V2563201GR-7-A PC133 Registered SDRAM-Modules (Infineon)
HYS72V2563201GR-75-A PC133 Registered SDRAM-Modules (Infineon)
HYS72V1000GU-50 3.3V 1M x 64-Bit SDRAM Module 3.3V 1M x 72-Bit SDRAM Module (Siemens)
HYS72V1000GU-70 3.3V 1M x 64-Bit SDRAM Module 3.3V 1M x 72-Bit SDRAM Module (Siemens)
HYS72V128300GR-7-A PC133 Registered SDRAM-Modules (Infineon)
HYS72V128300GR-75-A PC133 Registered SDRAM-Modules (Infineon)
