MB9A130LB - Microcontroller

Spansion

Datasheet Details

of Spansion data sheet designations are presented here to highlight their presence and definitions.

RM Cortex-M3 Core  Processor version: r2p1  Up to 20MHz Operation Frequency  Integrated Nested Vectored Interrupt Controller (NVIC): 1 channel NMI (non-maskable interrupt) and 32 channels' peripheral interrupts and 8 priority levels  24-bit System timer (Sys Tick): System timer for OS task management.
On-chip Memories [Flash memory]  Up to 128 Kbytes  Read cycle: 0 wait-cycle  Security function for code protection [SRAM] This series contains 8 Kbyte on-chip SRAM that is connected to.

📁 MB9A130LB Similar Datasheet

Other Datasheets by Spansion

Published: Jul 23, 2016 |