Datasheet4U Logo Datasheet4U.com

XC2S15 Datasheet - Xilinx

Spartan-II FPGA

XC2S15 General Description

DS001-2 (v2.9) March 12, 2021 * Architectural Description - Spartan-II Array - Input/Output Block - Configurable Logic Block - Block RAM - Clock Distribution: Delay-Locked Loop - Boundary Scan * Development System * Configuration - Configuration Timing * Design Consid.

XC2S15 Datasheet (0.97 MB)

Preview of XC2S15 PDF

Datasheet Details

Part number:

XC2S15

Manufacturer:

Xilinx

File Size:

0.97 MB

Description:

Spartan-ii fpga.
R Spartan-II FPGA Family Data Sheet DS001 March 12, 2021 Product Specification This document includes all four modules of the SpartanĀ®-II FPGA da.

📁 Related Datasheet

XC2S100 Spartan-II FPGA (Xilinx)

XC2S100E Spartan-IIE FPGA (Xilinx)

XC2S150 Spartan-II FPGA (Xilinx)

XC2S150E Spartan-IIE FPGA (Xilinx)

XC2S200 Spartan-II FPGA (Xilinx)

XC2S200E Spartan-IIE FPGA (Xilinx)

XC2S30 Spartan-II FPGA (Xilinx)

XC2S300E Spartan-IIE FPGA (Xilinx)

XC2S400E Spartan-IIE FPGA (Xilinx)

XC2S50 Spartan-II FPGA (Xilinx)

TAGS

XC2S15 Spartan-II FPGA Xilinx

Image Gallery

XC2S15 Datasheet Preview Page 2 XC2S15 Datasheet Preview Page 3

XC2S15 Distributor