54ACT11109
62.88 KB
Dual j-k positive-edge-triggered flip-flops.
54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCAS451 * F.
54ACT11109 . . . J PACKAGE 74ACT11109 . . . D OR N PACKAGE
(TOP VIEW)
1PRE 1Q 1Q
GND 2Q 2Q
2PRE 2C.
📁 Related Datasheet
54ACT11138, Texas Instruments
54ACT11138, 74ACT11138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SCAS050A – D3266, JANUARY 1989 – REVISED APRIL 1993
• Designed Specifically for High.
54ACT11000, Texas Instruments
54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
• Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes
PCB Layout
• C.
54ACT11002, Texas Instruments
54ACT11002, 74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES
• Inputs Are TTL-Voltage Compatible • Flow-Through Architecture to Optimize
PCB Layout
• .
54ACT11010, Texas Instruments
ą
• Inputs Are TTL-Voltage Compatible • Flow-Through Architecture to Optimize
PCB Layout
• Center-Pin VCC and GND Configurations
Minimize High-Speed .
54ACT11011, Texas Instruments
54ACT11011, 74ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES
• Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes
PCB Layout
• Cente.
54ACT11021, Texas Instruments
• Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes
PCB Layout
• Center-Pin VCC and GND Configurations
Minimize High-Speed Switc.
54ACT11027, Texas Instruments
• Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes
PCB Layout
• Center-Pin VCC and GND Configurations
Minimize High-Speed Switc.
54ACT11030, Texas Instruments
54ACT11030, 74ACT11030 8-INPUT POSITIVE-NAND GATES
• Inputs Are TTL-Voltage Compatible • Flow-Through Architecture Optimizes
PCB Layout
• Center-Pin .
