Datasheet4U Logo Datasheet4U.com

74AC11138 - 3-Line To 8-Line Decoder/Demultiplexer

Datasheet Summary

Description

The 74AC11138 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times.

In high-performance memory systems, this decoder can be used to minimize the effects of system decoding.

📥 Download Datasheet

Datasheet preview – 74AC11138

Datasheet Details

Part number 74AC11138
Manufacturer Texas Instruments
File Size 1.01 MB
Description 3-Line To 8-Line Decoder/Demultiplexer
Datasheet download datasheet 74AC11138 Datasheet
Additional preview pages of the 74AC11138 datasheet.

📁 Similar Datasheet

  • 74AC11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74AC11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74AC11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74AC11181 - 4-BIT ARITHMETIC LOGIC UNIT (Philips)
  • 74AC11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74AC11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74AC11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • 74AC11239 - DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER (NXP)
Other Datasheets by Texas Instruments
  • 74AC11132 - QUADRUPLE 2-INPUT POSITIVE-NAND SCHMITT-TRIGGER
  • 74AC11109 - Dual J-K Positive-edge-Triggered Flip-Flops
  • 74AC11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
  • 74AC11151 - 1-of-8 Data Selector/Multiplexer
  • 74AC11153 - DUAL 1-OF-4 DATA SELECTOR/MULTIPLEXER
  • 74AC11157 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer
  • 74AC11158 - QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER
  • 74AC11160 - SYNCHRONOUS 4-BIT DECADE COUNTER

Full PDF Text Transcription

Click to expand full text
74AC11138 3ĆLINE TO 8ĆLINE DECODER/DEMULTIPLEXER D Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems D Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception D Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise D EPIC (Enhanced-Performance Implanted CMOS) 1-µm Process D 500-mA Typical Latch-Up Immunity at 125°C D Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N) SCAS042B − MAY 1988 − REVISED APRIL 1996 D, N, OR PW PACKAGE (TOP VIEW) Y1 Y2 Y3 GND Y4 Y5 Y6 Y7 1 2 3 4 5 6 7 8 16 Y0 15 A 14 B 13 C 12 VCC 11 G1 10 G2A 9 G2B description The 74AC11138 circuit is designed to be used in high-performance memory-decoding or data-routin
Published: |