Datasheet4U Logo Datasheet4U.com

CD74ACT112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

📥 Download Datasheet

Preview of CD74ACT112 PDF
datasheet Preview Page 2 datasheet Preview Page 3

CD74ACT112 Product details

Description

ordering information The ’ACT112 devices contain two independent J-K negative-edge-triggered flip-flops.A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK).Clock triggering occurs at a voltage level and is not directly related to the fall

📁 CD74ACT112 Similar Datasheet

  • CD7401 - Speaker (Turbosonic)
  • CD746A - ZENER DIODE (Compensated Deuices)
  • CD747A - ZENER DIODE (Compensated Deuices)
  • CD748A - ZENER DIODE (Compensated Deuices)
  • CD749A - ZENER DIODE (Compensated Deuices)
  • CD74FCT2245T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
  • CD74FCT245T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
  • CD74FCT640T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
Other Datasheets by Texas Instruments
Published: |