Datasheet4U Logo Datasheet4U.com

CD74HC138-Q1 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER

📥 Download Datasheet  Datasheet Preview Page 1

Description

CD74HC138-Q1 HIGH-SPEED CMOS LOGIC 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER SCLS580A * APRIL 2004 * REVISED APRIL 2008 D Qualifie.
ordering information Y7 7 GND 8 10 Y5 9 Y6 The CD74HC138 is a high-speed silicon-gate CMOS decoder well suited to memory address decoding or data.

📥 Download Datasheet

Preview of CD74HC138-Q1 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* low power consumption usually associated with CMOS circuitry, yet has speeds comparable to low-power Schottky TTL logic. The circuit has three binary select inputs (A0, A1, and A2). If the device is enabled, these inputs determine which one of the eight normally high outputs of the HC138 will go

Applications

* D Significant Power Reduction Compared to D Select One of Eight Data Outputs Active Low D I/O Port or Memory Selector D Three Enable Inputs to Simplify Cascading LSTTL Logic ICs D 2-V to 6-V VCC Operation D High Noise Immunity; NIL or NIH = 30% of VCC, VCC = 5 V D Typical Propagation Delay of 13

CD74HC138-Q1 Distributors

📁 Related Datasheet

📌 All Tags

Texas Instruments CD74HC138-Q1-like datasheet