* Description
* Hysteresis on Clock Inputs for Improved Noise Immunity and Increased Input Rise and Fall Times
* Asynchronous Set and Reset
* Complementary Outputs
* Buffered Inputs
* TTAyp=ic2a5lofCMAX = 50MHz at VCC = 5V, CL = 15pF,
* Fanout (Over Te
CD74HCT74 Datasheet (976.00 KB)
CD74HCT74
976.00 KB
Dual d flip-flop.
Data sheet acquired from Harris Semiconductor SCHS124D
January 1998 - Revised September 2003
CD54HC74, CD74HC74, CD54HCT74, CD74HCT74
Dual D Flip-Flo.
📁 Related Datasheet
CD74HCT7046A Phase-Locked Loop (Texas Instruments)
CD74HCT73 Dual J-K Flip-Flop (Texas Instruments)
CD74HCT75 Dual 2-Bit Bistable Transparent Latch (Texas Instruments)
CD74HCT75E Dual 2-Bit Bistable Transparent Latch (Texas Instruments)
CD74HCT00 Quadruple 2-Input NAND Gates (Texas Instruments)
CD74HCT00E Quadruple 2-Input NAND Gates (Texas Instruments)
CD74HCT00M Quadruple 2-Input NAND Gates (Texas Instruments)
CD74HCT02 High-Speed CMOS Logic Quad Two-Input NOR Gate (Texas Instruments)
CD74HCT03 High-Speed CMOS Logic Quad 2-Input NAND Gate (Texas Instruments)
CD74HCT04 High-Speed CMOS Logic Hex Inverter (Texas Instruments)
