SN74LS12 Datasheet (198.62 KB)
SN74LS12
198.62 KB
Positive-nand gate.
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or serv.
📁 Related Datasheet
SN74LS10 - TRIPLE 3-INPUT NAND GATE
(Motorola)
.
SN74LS10 - TRIPLE 3-INPUT POSITIVE-NAND GATES
(Texas Instruments)
SN5410, SN54LS10, SN54S10, SN7410, SN74LS10, SN74S10 TRIPLE 3-INPUT POSITIVE-NAND GATES
SDLS035A – DECEMBER 1983 – REVISED APRIL 2003
PRODUCTION DATA.
SN74LS10 - TRIPLE 3-INPUT NAND GATE
(ON Semiconductor)
SN74LS10
TRIPLE 3-INPUT NAND GATE
VCC 14 13
12
11 10
9
8
1234567 GND
Symbol VCC
Supply Voltage
Parameter
TA Operating Ambient Temperature Ra.
SN74LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
(Motorola)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output.
SN74LS107A - DUAL J-K FLIP-FLOPS
(Texas Instruments)
SN54107, SN54LS107A,
SN74107, SN74LS107A
DUAL J-K FLIP-FLOPS WITH CLEAR
SDLS036 – DECEMBER 1983 – REVISED MARCH 1988
PRODUCTION DATA information is c.
SN74LS109 - LOW POWER SCHOTTKY
(ON Semiconductor)
SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop
The SN74LS109A consists of two high speed pletely independent transition clocked JK flip-flops.
SN74LS109A - Dual JK Positive Edge-Triggered Flip-Flop
(ON Semiconductor)
SN74LS109A
Dual JK Positive Edge−Triggered Flip−Flop
The SN74LS109A consists of two high speed pletely independent transition clocked JK flip-flops.
SN74LS109A - DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
(Motorola)
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
The SN54/ 74LS109A consists of two high speed pletely independent transition clocked JK flip-flops. The c.
