Datasheet4U Logo Datasheet4U.com

SN74LV11A TRIPLE 3-INPUT POSITIVE-AND GATES

SN74LV11A Description

SN54LV11A, SN74LV11A TRIPLE 3ĆINPUT POSITIVEĆAND GATES D 2-V to 5.5-V VCC Operation D Max tpd of 7 ns at 5 V D Typical VOLP (Output Ground Bounce) <0.
ordering information These triple 3-input positive-AND gates are designed for 2-V to 5.

SN74LV11A Applications

* using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. SCES345D
* DECEMBER 2000
* REVISED APRIL 2005 SN54LV11A . . . J OR W PACKAGE SN74LV11A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW) 1A 1B 2A 2

📥 Download Datasheet

Preview of SN74LV11A PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04D - Hex Inverter (ON Semiconductor)

📌 All Tags

TRIPLE 3-INPUT POSITIVE-AND GATES Texas Instruments
Texas Instruments SN74LV11A-like datasheet